Clock enable vs gated clock

Prefer if (ce) q <= d on a free-running clock. AND-gating the clock risks glitches — know when ICG is the exception.