Module / port diagram

Pick a template or paste Verilog — the HDL parser extracts modules, port directions, and instances, then draws a block diagram. Starter: and2 with inputs a, b and output y.