Reset strategy timelines

Compare synchronous vs asynchronous reset on the same stimulus: assert rst_n between clock edges and watch when q clears. Starter: both FFs hold q=1, then an async-style mid-cycle reset pulse.