always_comb / always_ff / always_latch

Procedural intent in SystemVerilog — combo, flip-flop, or latch — and how incomplete assignments tip you into a latch.