Testbench anatomy explorer

See how a Verilog testbench wraps a DUT: stimulus (reg/logic), observed nets (wire), instance ports, then $display / $finish. Starter: a 2-input AND with a tiny initial that prints y and ends simulation.