TB clock + reset patterns

Sketch TB clock generation and reset assert / deassert on a short timeline — how many cycles of rst_n=0, then release relative to posedge clk. Starter: hold reset two cycles, then release.